Hierarchical Optimization of Digital CMOS Circuits for Power, Performance and Reliability