MIPS processor implementation