Architecture And Synthesis For Dynamically Reconfigurable Asynchronous Fpgas