Efficiency Of Logic Minimization Techniques For Cryptographic Hardware Implementation